


L-Band Radar Transistor

The high power pulsed radar transistor device part number IB1214M375 is designed for L-Band radar systems operating over the instantaneous bandwidth of 1.215-1.400 GHz. While operating in class C mode this common base device supplies a minimum of 375 watts of peak pulse power under the conditions of 300 μ s pulse width and 10% duty cycle. All devices are 100% screened for large signal RF parameters.



Silicon Bipolar

- Ultra-high f_T

Class C Operation

- High Efficiency

Common Base Configuration

- Single Power Supply

Gold Metal

- Maximum Reliability

Emitter Ballasting

- Optimum Thermal Distribution

Internal Impedance Matching

- Ease of Use
- Ultra-low Loss Design

Be0 Package

- Unmatched Thermal Reliability

RF Test Fixture

- Broadband
- Matched to 50 Ω
- Long-term Correlation
- 100% Device RF Screening
- No External Tuning Allowed
- Micro-strip structure on soft pc board with dielectric constant 10.2

Patent Pending

- Patents Applied For

PRELIMINARY DATA

PRELIMINARY DATA

PRELIMINARY DATA

Device Lot / SN	Freq (MHz)	P _{OUT} (W)	I _C (A)	RL (dB)	P _{IN} (W)	G (dB)	N _C (%)	VSWR 1.5:1	VSWR 3:1
D3636-3	1215	375	14.90	15.5	36.65	10.10	59.9	s	p
	1300	375	15.53	17.5	40.93	9.62	57.5	s	p
	1400	375	15.85	15.5	49.66	8.78	56.3	s	p

Conditions: PW=300us, DF=10%, Vcc=42V

s = stable, p = passed

MAXIMUM RATINGS

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
BD	Collector-Emitter Voltage	V_{CES}	--	85	V	$V_{BE}=0V$.
BD	Emitter-Base Voltage	V_{EBO}	--	2	V	--
BD	Storage Temperature Range	T_{STG}	-55	+150	°C	--
BD	Operating Junction Temperature Range	T_J	-55	+200	°C	--
Note	Screen 'BD' = parameter qualified By Design.					

THERMAL CHARACTERISTICS

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
BD	Thermal Resistance	$R_{TH(JC)}$	--	0.17	°C/W	$V_{CC}=42V$, Pulse Format=300us, 10%, $T_F=25\pm5^\circ C$, $P_{in}=59W$, $P_{out}=375W$, $N_c=55\%$
Note	Screen 'BD' = parameter qualified By Design.					

PROCESSING SPECIFICATIONS

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
100%	DC Wafer Probe	--	--	--	--	Per Integra specification.
Q1	Wafer DC and RF Qualification	--	--	--	--	Per Integra specification.
LM	Wire Bond Strength	--	--	--	--	Line monitor per Integra specification.
100%	Pre-cap visual inspection	--	--	--	--	Per Integra specification.
100%	Gross leak test	--	--	--	--	MIL-STD-750D, Method 1071.6, Test Condition C.
Note	Screen 'Q1' = parameter is qualified by assembly and test of 3 pieces minimum per wafer.					
Note	Screen 'LM' = parameter is qualified by assembly line monitor.					

DC ELECTRICAL CHARACTERISTICS

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
100%	Collector-Emitter Breakdown Voltage	BV_{CES}	85	--	V	$I_C=40mA$, $V_{BE}=0V$, $T_F=25\pm5^\circ C$.
100%	Zero Base Voltage Collector Leakage Current	I_{CES}	--	10.0	mA	$V_{CE}=42V$, $V_{BE}=0V$, $T_F=25\pm5^\circ C$.
100%	DC Current Gain	H_{FE}	20	150	--	$V_{CE}=5V$, $I_C=0.5A$, $T_F=25\pm5^\circ C$.


RF ELECTRICAL CHARACTERISTICS

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
100%	Input Return Loss	IRL	10	--	dB	$V_{CC}=V_1$, $PW=PW_1$, $DF=DF_1$, $T_F=25\pm5^\circ\text{C}$, $P_{out}=P_{out_1}$, P_{out_2} , P_{out_3} , $F=F_1$, F_2 , F_3 .
100%	Input Power	P_{IN}	--	59.4	W	$V_{CC}=V_1$, $PW=PW_1$, $DF=DF_1$, $T_F=25\pm5^\circ\text{C}$, $P_{out}=P_{out_1}$, P_{out_2} , P_{out_3} , $F=F_1$, F_2 , F_3 .
100%	Power Gain	G	8	--	dB	$V_{CC}=V_1$, $PW=PW_1$, $DF=DF_1$, $T_F=25\pm5^\circ\text{C}$, $P_{out}=P_{out_1}$, P_{out_2} , P_{out_3} , $F=F_1$, F_2 , F_3 .
100%	Collector Efficiency ($P_o/I_c/V_{CC}$)	N_C	55	--	%	$V_{CC}=V_1$, $PW=PW_1$, $DF=DF_1$, $T_F=25\pm5^\circ\text{C}$, $P_{out}=P_{out_1}$, P_{out_2} , P_{out_3} , $F=F_1$, F_2 , F_3 .
100%	Pulse Amplitude Droop	D	--	0.5	dB	$V_{CC}=V_1$, $PW=PW_1$, $DF=DF_1$, $T_F=25\pm5^\circ\text{C}$, $P_{out}=P_{out_1}$, P_{out_2} , P_{out_3} , $F=F_1$, F_2 , F_3 .
100%	Gain Flatness	GF	--	1.5	dB	Calculate from Gain at each frequency F.
100%	Stability into 1.5:1 VSWR	VSWR-S	--	--	--	1.5:1 output VSWR through 360° phase. No oscillatory or pulse break-up characteristics allowed on detected output pulse.
100%	3:1 Load Mismatch Tolerance	LMT	--	--	--	$V_{CC}=V_1$, $PW=PW_1$, $DF=DF_1$, $T_F=25\pm5^\circ\text{C}$, $P_{out}=375\text{W}$, $F=F_1$, F_2 , F_3 . Rotate 3:1 output VSWR through 360° phase. Post test P_o = Pre test $P_o \pm 10\text{W}$.
100%	Insertion Phase	IP	-20	20	DEG	$V_{CC}=V_1$, $PW=PW_1$, $DF=DF_1$, $T_F=25\pm5^\circ\text{C}$, $P_{out}=375\text{W}$, $F=F_3$ Measured at middle of Pulse with respect to phase reference, marked in groups of 5 degree margin.
BD	Pulse Risetime	RT	--	80	ns	$V_{CC}=V_1$, $PW=PW_1$, $DF=DF_1$, $T_F=25\pm5^\circ\text{C}$, $P_{out}=P_{out_1}$, P_{out_2} , P_{out_3} , $F=F_1$, F_2 , F_3
Note	$V_1 = 42\text{V}$; $PW_1 = 300\mu\text{s}$; $DF_1 = 10\%$; $P_{out_1} = P_{out_2} = P_{out_3} = 375\text{W}$; $F_1 = 1.215\text{ GHz}$, $F_2 = 1.300\text{ GHz}$, $F_3 = 1.400\text{ GHz}$.					
Note	T_F = Device flange temperature.					
Note	Screen 'BD' = parameter qualified By Design.					


RF TEST FIXTURE IMPEDANCE CHARACTERISTICS

Frequency (MHz)	$Z_{IF} (\Omega)$	$Z_{OF} (\Omega)$
1.215	1.69-j2.14	1.88-j1.16
1.300	1.75-j1.66	1.62-j1.12
1.400	2.03-j0.84	1.14-j0.68

Impedance Definition		

PACKAGE DIMENSIONAL OUTLINE DRAWING


RF TEST FIXTURE



COMPONENT	DESCRIPTION
DUT	TRANSISTOR #IB1214M375, MOUNT HARD TO THE RIGHT
PC BOARD	ROGERS #RD6010, TH=0.025" 1oz. Cu
C1, C2	CHIP CAPACITOR, TYPE ATC100A, 100 pF
C3	ELECTROLYTIC CAPACITOR, 68uF / 63V
C4 - NOT SHOWN	ELECTROLYTIC CAPACITOR, 4700uF / 63V
C5	CHIP CAPACITOR 4.7uF C5750X7R2A475M
FB1	FERRITE BEAD (CYLINDRICAL)
R1	CHIP RESISTOR 10 OHMS
GS	GROUND SHIM, COPPER, TH=0.001"
BLW	BIAS LINE WIRE 22 AWG, WIRE
CONN1, CONN2	SMA CONNECTOR, TYPE DS #2052-5636-02
INPUT PC BOARD CARRIER	2 INCH BRASS - 03 (1.00")
OUTPUT PC BOARD CARRIER	2 INCH BRASS - 05 (1.50")
TRANSISTOR CARRIER	2 INCH COPPER - 03
TRANSISTOR CLAMP	NORYL CLAMP - 04
HEATSINK	2 INCH HEATSINK - 11
DC CONN1	BANANA JACK, RED
DC CONN2	BANANA JACK, BLACK
NOTE	FIXTURE HARDWARE DRAWINGS AVAILABLE ON REQUEST


ASSEMBLY AND PARTS LIST

RF TEST FIXTURE



CIRCUIT DIMENSIONS

RF TEST FIXTURE



ELECTRICAL SCHEMATIC

DEFINITIONS

Data Sheet Status	
Proposed Specification	This data sheet contains proposed specifications.
Preliminary Specification	This data sheet contains specifications based on preliminary measurements and data.
Product Specification	This data sheet contains final product specifications.
Maximum Ratings	
Stress above one or more of the maximum ratings may cause permanent damage to the device. These are maximum ratings only. Operation of the device at these or at any other conditions above those given in the characteristics sections of the specification is not implied. Exposure to maximum values for extended periods of time may affect device reliability.	

WARNING

Product and environmental safety - toxic materials
This product contains beryllium oxide. The product is entirely safe provided that the BeO base is not damaged. All persons who handle, use or dispose of this product should be aware of its nature and of the necessary safety precautions. After use, dispose of as chemical or special waste according to the regulations applying at the location of the user. It must never be thrown out with general or domestic waste.

DISCLAIMER

Integra Technologies Inc. reserves the right to make changes without further notice to any products herein. Integra Technologies Inc. makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Integra Technologies Inc. assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Integra Technologies Inc. products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Integra Technologies Inc. customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Integra Technologies Inc. for any damages resulting from such improper use or sale.
--